
CONTENTS

1	INTRODUCTION	1
1.1	Sequential routing models	1
1.2	Parallel routing models	10
1.3	Organization	12
2	MAZE ROUTING ALGORITHMS	16
2.1	Maze routing	16
2.2	Variants of maze routing	31
2.3	Parallel maze routing	41
2.4	Case Study: A custom VLSI design for concurrent maze routing	73
2.5	Line-probe routing	82
3	GLOBAL ROUTING ALGORITHMS	93
3.1	Global routing	93
3.2	Global routing graphs and region ordering	96
3.3	Sequential global routers	104
3.4	Concurrent approaches to global routing	120
3.5	Parallel global routing algorithms	127
3.6	Global routing for analog designs	147
3.7	Case Study: A complete global routing system for SOG designs	150
4	CHANNEL ROUTING ALGORITHMS	155
4.1	Introduction	155
4.2	Left edge Algorithm (LEA) and its variants	160
4.3	Doglegged channel routers	165
4.4	Multi-Layer Channel Routers	170
4.5	Gridless approaches	177

4.6	Specialized channel routers	190
4.7	Parallel channel routing	199
4.8	Case Study (MARS): A detailed gridless general area router	212
5	SWITCHBOX ROUTING ALGORITHMS	217
5.1	Switchbox routing	217
5.2	Parallel switchbox routing algorithms	231
5.3	Case Study: A parallel multi-layer detailed routing framework	238
6	SPECIALIZED AND TECHNOLOGY-SPECIFIC ROUTING ALGORITHMS	259
6.1	Power and ground routing	259
6.2	Timing driven routing	264
6.3	Single-row routing for PCBs	275
6.4	Routing algorithms for FPGAs	278
6.5	Routing for MCM designs	296
6.6	Case Study: High Performance Interconnect Design and Analysis	307
7	CONCLUSION	310
7.1	Commercial Tools	310
7.2	Academic Layout Systems	315
	REFERENCES	319